

FIG. 1




FIG. 2(a)




FIG. 2(b)




FIG. 2(c)




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9(a)

MODE	INTSEL	BRC	REGISTER
INITIALIZATION	1	┐↑	SHIFT
PATTERN GENERATION	0	┐↑	RANDOM

FIG. 9(b)

MODE	INTSEL	RDSEL	BRC	REGISTER	SEED BACKUP REGISTER
INITIALIZATION	1	0	┐↑	SHIFT	SEED COPY
PATTERN GENERATION	0	0	┐↑	RANDOM	HOLD
SEED RECOVERY	0	1	┐↑	RECOVERY	HOLD
SEED UPDATE	1	0	—	—	SEED COPY

FIG. 9(c)

MODE	INTSEL	RDSEL	BRC	REGISTER	SEED BACKUP REGISTER
INITIALIZATION	1	0	┐↑	SHIFT	SEED COPY
PATTERN GENERATION	0	0	┐↑	RANDOM	HOLD
SEED RECOVERY	—	1	┐↑	RECOVERY	HOLD

FIG. 10




FIG. 11




FIG. 12




FIG. 13





Fig. 14(a)

The diagram illustrates a parallel carry chain 700. It consists of a series of stages, each containing a D flip-flop (731, 732, ..., 733, 734) and a 2-to-1 multiplexer (721, 722, ..., 723, 724). The inputs to the multiplexers are the carry-in (Cn-1, Cn) and the output of the previous stage (SFT IN, SFT OUT). The outputs of the flip-flops are the carry-out (CARRY) and the sum output (SFT OUT). The diagram shows the internal logic of the carry chain, including the carry-in (Cn-1, Cn) and the carry-out (CARRY) signals.

MODE	SFTEN	R	C
SHIFT	1	0	↖
RESET	0	1	↖
INCREMENT	0	0	↖

FIG. 15(a)*FIG. 15(b)*

	MODE	BINIT	NHGEN	INTSEL	RDSEL	NBEN	HCCKEN
841	INITIALIZATION	1	0	1	0	0	1
842	PATTERN GENERATION	0	0	0	0	0	0
843	SEED RECOVERY	0	1	0	1	0	1
844	NEIGHBORHOOD PATTERN GENERATION	1	1	0	0	1	0



FIG. 16**FIG. 17**



FIG. 18**FIG. 19**

FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24




FIG. 25




FIG. 26




FIG. 27




FIG. 28(b)


[illegible]






FIG. 31(a)*FIG. 31(b)**FIG. 31(c)**FIG. 31(d)**FIG. 31(e)*

FIG. 32(a)

FIG. 32(b)





FIG. 33





FIG. 34

FIG. 35





FIG. 36

FIG. 37




FIG. 38

